


# PCB STACK UP

LAYER 1 : TOP  
LAYER 2 : GND1  
LAYER 3 : IN1  
LAYER 4 : VCC  
LAYER 5 : IN2  
LAYER 6 : IN3  
LAYER 7 : GND2  
LAYER 8 : BOT

## TE4D Block Diagram







# CLOCK Gen [CLK]

Pin1/17/24  
 Sligo595 =>1.5V (AL000595000)  
 Sligo590 =>3.3V (AL8SP590000)


03



## CLK CRYSTAL




## CLK CPU\_SEL




	0	1
CPU_SEL	CPU =133MHz (default)	CPU=100MHz

## CLK I2C









## CLK POWERGOOD




**Quanta Computer Inc.**  
**PROJECT : TE4D**

Size	Document Number	Rev
	CLOCK GENERATOR	A1A
Date:	Monday, January 24, 2011	Sheet 3 of 46










For Discrete only

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1






## DRAM Reset




08


## VDDQ Power Good




## VDDQ Power Switch





## VDDQ Discharge



DRAM Power Good








www.aitech1.ru

## DDP Setting


Port	Strap	How to enable Port?	How to disable Port?
LVDS	L_DDC_DATA	PU to 3.3V with 2.2k+/- 5%	NC
Port B	SDVO_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port C	DDPC_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port D	DDPD_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
eDP	CFG[4]	PD to GND directly	NC




## HDMI



RESET JUMP



**4M byte SPI ROM**



PCH	2MB	4MB	8MB
PM55	●		
HM55		●	
HM57/PM57		●	●
QM57/QS57			●




**Quanta Computer Inc.**

PROJECT :TE4D



Size	Document Number	Re
	<b>PCH 1/5 (SATA,HDA,LPC)</b>	
Date	Monday, January 24, 2011	Sheet 9 of 46

### IBEX PEAK-M (GND)





## IBEX PEAK-M (PCI-E,SMBUS,CLK)



## IBEX PEAK-M (PCI,USB,NVRAM)



## IBEX PEAK-M (DMI,FDI,GPIO)



## IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)

## IBEX PEAK-M (GND)

12

## PCH Strap Pin Configuration Table

**SPKR**

(9,30) PCBEEP  $\rightarrow$  \*1K/F\_4  $\rightarrow$  R388  $\rightarrow$  +3V

0 = Default Mode (Internal weak Pull-down)  
1 = No Reboot Mode with TCO Disabled

---

**GNT3# / GPIO55**

(11) GNT3#  $\rightarrow$  R460  $\rightarrow$  \*10K/F\_4

0 = Default Mode (Internal weak Pull-down)  
1 = No Reboot Mode with TCO Disabled

---

**HDA\_DOCK\_EN #GPIO33**

(9,33) PCH\_GPIO33  $\rightarrow$  R237  $\rightarrow$  1K/F\_4  $\rightarrow$  JP1  $\rightarrow$  SHORT PAD

0 = Top Block Swap Mode  
1 = Default Mode (Internal pull-up)

---

**GNT0#, GNT1#**

(11) GNT0#  $\rightarrow$  R270  $\rightarrow$  \*1K/F\_4  
(11) GNT1#  $\rightarrow$  R271  $\rightarrow$  \*1K/F\_4

Boot BIOS Strap		
PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

---

**SPI\_MOSI**

(9) SPI\_MOSI  $\rightarrow$  R7355  $\rightarrow$  \*1K\_4  $\rightarrow$  +3V

---

**NV\_ALE**

(11) NV\_ALE  $\rightarrow$  R403  $\rightarrow$  \*10K\_4  $\rightarrow$  +1.8V

1 = Enabled  
0 = Disabled (Default)

---

**GPIO8**

GPIO8  $\rightarrow$  R149  $\rightarrow$  \*10K\_4  $\rightarrow$  +3V\_S5

This signal has a weak internal pull up.  
NOTE: This signal should not be pulled low

---

**GPIO15**

GPIO15  $\rightarrow$  R128  $\rightarrow$  \*1K\_4  $\rightarrow$  +3V\_S5


0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality  
1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality

---

**GPIO27**


GPIO27  $\rightarrow$  R182  $\rightarrow$  \*10K\_4


0 = Disables the VccVRM. Need to use on-board filter circuits for analog rails.  
1 = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. This signal has a weak internal pull-up.



## BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	GPIO28	GPIO38
UMA SKU	H	L						
VGA SKU								
W/ MDC		H	L					
W/ MDC								
W/ HDMT			H	L				
W/ O HDMT								
W/ O 3G								
W/ O 3G								
15* 14*					H	L		
W/ O BT								
W/ BT						H	L	
14 or 15								
13								
Old HW(2010)								H
New HW(2011)								L












Some Projects replace 10UF 0805 by 4.7UF 0603  
It can cost down 30%







## power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V  
NVVDD Maximum Settling Time




### PEX\_RST timing




**Quanta Computer Inc.**  
**PROJECT : TE4D**

Size	Document Number	Revision
	<b>N11x-Fermi PCIE</b>	
Date:	Monday, January 24, 2011	Sheet 16 of 46








**AD7** IFFP\_IOVDD  
IFFP\_L3\*  
I2CZ\_SCL/IFFP\_AUX  
I2CZ\_SDA/IFFP\_AUX\*  
IFFP\_L0  
IFFP\_L1\*  
IFFP\_L1  
IFFP\_L1\*  
IFFP\_L2  
IFFP\_L2\*


AES  
AES  
AES  
AES  
A12  
A12  
A13  
A13  
A12  
A11  
A11

www.stech1.ru




## Strappin Model select

MODE	M_STRAP_REF0	M_STRAP_REF1	M_STRAP_REF2
Multi-level	40.2K/F_4 PD	40.2K/F_4 PD	40.2K/F_4 PD



## MULTI level strap select



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	N12M-GE	N12P-GV	N12P-LP
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	1010(15KPU)	1001(10KPU)	0010(15KPD)
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	RAMCFG T	RAMCFG T	RAMCFG T
ROM_SO	GB1/2	FB[0]	SMB_ALT_ADDR	VGA_DEVICE	0001(10KPD)	1001(10KPU)	0001(10KPD)
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111(45KPU)	1111(45KPU)	1111(45KPU)
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110(35KPD)	0110(35KPD)	0110(35KPD)
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1010(15KPU)	0000(5KPD)	1100(25KPU)
STRAP3(Only GB2B)	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0010(15KPD)	0010(15KPD)	0010(15KPD)
STRAP4(Only GB2B)	Reserve	Reserve	PCIE_MAX_SPEED	DP_PLL_VDD33V		0010(15KPD)	

Need to Update

Need to Update

Need to Update


RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0x0 0000				
0x1 0001				
0x2 0010	DDR3 64Mx16x8, 128bit, 1GB	Hynix	H5T01G63DFR-12C(800MHz) / H5T01G63DFR-11C(900MHz)	PD 15K
0x3 0011	DDR3 64Mx16x8, 128bit, 1GB	Samsung	K4W1G1646E-HC12(800MHz) / K4W1G1646E-HC11(900MHz)	PD 20K
0x4 0101				
0x5 0110				
0x6 0111	DDR3 128Mx16, 128bit, 1GB	Hynix	H5T02G63BFR-12C(800MHz) / H5T02G63BFR-11C(900MHz)	PD 35K
0x7 0111	DDR3 128Mx16, 128bit, 1GB	Samsung	K4W2G1646C-HC12(800MHz) / K4W2G1646C-HC11(900MHz)	PD 45K

N12M-GE(OS) Device Id=0x0A7A STRAP2 = 15K PU ROM_SCLK= 15K PU	N12P-GV(OS) Device Id=-x1050 STRAP2 = 5K PD ROM_SCLK= 10K PU	N12P-LP(OS) Device Id=0x0DEC STRAP2=25K PU ROM_SCLK=15K PD
--	---	---

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	NVVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

## Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111




GPU3500G  
fcbga973-nvidia-n11p-es-a1  
COMMON



**PROJECT : TE4D**

Size	Document Number <b>N11x-Fermi (GND/Power)</b>	Rev 1A
Date:	Monday, January 24, 2011	Sheet 20 of 46


**CHANNEL A: 256MB/512MB DDR3**






```
{17} VMC_DQ[63..0]
      {17} VMC_DM[7..0]
{17} VMC_WDQS[7..0]
{17} VMC_RDQS[7..0]
```

The diagram illustrates the VMEbus system architecture. It shows a VMEbus controller (VMEbus controller) connected to a VMEbus system (VMEbus system). The VMEbus controller is connected to the VMEbus system via a VMEbus controller and a VMEbus system. The VMEbus controller is connected to the VMEbus system via a VMEbus controller and a VMEbus system. The VMEbus controller is connected to the VMEbus system via a VMEbus controller and a VMEbus system.




## HDMI LEVEL SHIFT (VGA)


[HDM]



## HDMI SMBUS (VGA)



## Hot Plug Detector (VGA)



## LVDS (VGA)

## CRT (VGA)

www.aitech1.ru





Quanta Computer Inc.  
PROJECT : TE4D

Size	Document Number	Rev
	VGA	A1A
Date	Monday, January 24, 2011	Sheet 24 of 46



# HDMI Conn [HDM]

25



RN6: footprint is choke model

B2A



B2A

EMI

此組之後可以刪掉，重覆到了

**Quanta Computer Inc.**


**PROJECT : TE4D**

Size	Document Number <b>HDMI CONN</b>	Rev A1A
Date:	Monday, January 24, 2011	Sheet 25 of 46




## LCD POWER SWITCH

&lt;LDS&gt;




## HALL Sensor

&lt;HSR&gt;



## LCD Panel Module


&lt;LDS&gt;



## CRT


&lt;CRT&gt;



USB for CRT BOARD (Right) &lt;USB&gt;






## CCD

&lt;CCD&gt;








CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through (USB) mode?
		Connect DV/DW to T1P/T1M

www.aitech1.ru



S	OE#	Function
X	H	Disconnect
L	L	D=1D
H	L	D=2D


OE#	Function
H	Disconnect
L	A port= B port

OE#	1OE#	2OE#	3OE#	4OE#
Mode3	High	High	Low	Low
Mode4	Low	Low	High	High

# SATA ODD

[ODD]



ODD Zero power . (Only for Intel) <OZP>



# SATA HDD

[HDD]


SATA HDD Re-driver IC



Colay with Redriver IC

SATA_TXP0	R306	HDO@0.4	R302	HDO@0.4	BSATA_TXP0_C
SATA_TXN0	R305	HDO@0.4	R303	HDO@0.4	BSATA_TXN0_C
SATA_RXN0	R309	HDO@0.4	R304	HDO@0.4	BSATA_RXN0_C
SATA_RXP0	R308	HDO@0.4	R307	HDO@0.4	BSATA_RXP0_C


SATA Re-driver Bypass




**Quanta Computer Inc.**  
PROJECT : TE4D

Size	Document Number	Rev
	HDD/ODD/MDC	A1A
Date:	Monday, January 24, 2011	Sheet 29 of 46

In order for the audio codec to Wake on Jack, the CODEC VAUX pin (VAUX\_3.3, pin 4) must be powered by a rail that is not removed unless AC power is removed.

[illegible]




GIGA:AR8151-BL1A-R = AL008151005  
10/100:AR8152-BL1A-R = AL008152009



LAN-Wake up function<LAN>




LAN-SM-Bus <LAN>




LAN-terminator<LAN/LN1/LNG>

PLACE NEAR LAN IC SIDE




LAN-Transformer <LAN/LN1/LNG>




```
If support 10/100, R44,R43 change to 0-ohm(0805)(CS00004JA40),and C91,C96 stuff
If support 1G , R44,R43 change to 75-ohm(0805)(CS07504FA1),and C91,C96 stuff
```

### LAN-Strap function <LAN/LN1/LNG>




LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode

LAN(RJ45)-CONN Interface  
<LAN>




# 3 IN 1 CARD READER

Card reader controller <MMC>




# 3 IN 1 CARD READER

<MMC>





32

www.aitech1.ru













Only for Huron River

HOLE



**Quanta Computer Inc.**  
**PROJECT : TE4D**

**PROJECT : TE4D**

Size	Document Number KB/TP&TP/PB/FL/LEB/MMB/B-CAS
------	---


Date: Monday, January 24, 2011

Sheet 34 of 4


Rev	A1A
-----	-----

## LED


## AC-IN



## POWER




## RF LED



## BATTERY

Full Charge = White


2mA




Charging = Orange

2mA

## CARDREADER




## HDD/ODD




www.aitech1.ru

## ESD Protect


## FOR POWER LED




## FOR BATTERY LED



## FOR HDD/RF LED



## FOR CARDREADER LED



C3A

EMI

B2A



Quanta Computer Inc.

PROJECT : TE4D


Size	Document Number	Rev
	LED	A1A


Date: Monday, January 24, 2011 Sheet 35 of 46






# P3








Total capacitor : 390uF  
 F: 320k Hz  
 (Peak 28.220A , AVG 19.754A)  
 OCP:20.104A

www.aitech1.ru



# P7




**Quanta Computer Inc.**  
PROJECT : TE4D

Size	Document Number	Rev
	+1.8V (G9661A)/Discharge	1A
Date:	Monday, January 24, 2011	Sheet 42 of 46



## P8-VGA





Need to consider DOS mode


Default		N12M-GE @GB1	N12P-LP @GB2	N12P-GV
PR68	R5	NC	10K CS31002JB28	10K CS31002JB28
PR69	R6	10K CS31002JB28	NC	NC
PR67	R7	10K CS31002JB28	NC	10K CS31002JB28
PR66	R8	NC	10K CS31002JB28	NC

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	N12M-GE	N12P-LP	N12P-GV
LOW	LOW	1.0V	0.925V	1.025V
LOW	HIGH	1.0V	0.90V Default	1.0V
HIGH	LOW	1.0V Default	0.9V	1.0V
HIGH	HIGH	0.85V	0.825V	0.85V Default

		N12M-GE	GB1	N12P-LP	GB2	N12P-QV	GB2b
R1	PR12	47.5KF_4	C3234752P14	22.8KF_4	C322269B15	34.8KF_4	C3334429P22
R2	PR2	0_4	C000002B18	0_4	C000002B18	0_4	C000002B18
R3	PR104	270KF_4	C3247022B19	243KF_4	C324132P12	200KF_4	C324020P12
R4	PR4	18KF_4	C3517002B19	750KF_4	C324750P14	18KF_4	C3517002B19
R5b	PR104	3.3KF_4	C3231022B19	2.7KF_4	C3231022B19	2.5KF_4	C3222122P12
R5c5	PR3,PR14	3.3KF_4	C3231022B19	3.2AKF_4	C323242P12	3.3KF_4	C3231022B19



$$V_{out} = 0.8(1 + R_1/R_2) = 1.8V$$




+3VPCU change to +3V  
+5VPCU change to +5V


## Power On Sequence

1. +3V\_GFX connect +3V
2. +1.05V\_GFX connect +1.05V
3. GFX\_Mainon Enable +VCORE\_GFX
4. GFX\_VCORE\_PG Enable(Delay) +1.5V\_GFX
5. +1.5V\_GFX Enable +1.8V\_GFX
6. GFX\_V18\_PG connect GFX\_PG


## Power Off Sequence

compare +VCC3\_GFX with +V1.8\_GFX





Model		REV	CHANGE LIST				MODEL		TE4D						
							PAGE	FROM	To						
TE4 MB	2A	PAGE 14: R22 no stuff				1	1A								
		PAGE 15: R23 no stuff				2	1A								
		PAGE 27: add R470				3	1A								
		PAGE 28: add Q1100/R1015 and no stuff				4	1A								
		PAGE 32: add Q40				5	1A								
						6	1A								
						7	1A								
						8	1A								
						9	1A								
						10	1A								
						11	1A								
						12	1A								
						13	1A								
						14	1A								
						15	1A								
						16	1A								
						17	1A								
						18	1A								
						19	1A								
						20	1A								
						21	1A								
						22	1A								
						23	1A								
						24	1A								
						25	1A								
						26	1A								
						27	1A								
						28	1A								
						29	1A								
						30	1A								
www.aitech1.ru															
DOC NO. 204		PROJECT MODEL :		TE4		APPROVED BY:		Kent Su		DATE:		2010/11/12			
		PART NUMBER:				DRAWING BY:		Kent Su		REVISION:		1A			
										Size		Document Number		Rev	
										Change list		PROJECT : TE4D		1A	
										Date: Thursday, December 02, 2010		Sheet 45 of 46			

Model		REV	CHANGE LIST				MODEL			TE2		
							PAGE	FROM	To			
TE4 MB	1A	PAGE 38: PC212 change value and FP to 0.1U/25V 6X ; add PD9 (10.10.06)					1	1A				
		PAGE 35: add PC71 and PC76 for EMI Sol. (10.10.06)					2	1A				
		PAGE 36: add PD12 , PR142 and PR139 (10.10.06)					3	1A				
		Rename					4	1A				
		PAGE 36: PR169 , PR171, PR165 , PU10 , PR101 change Value ; PR173 , PR102 , PR96 no stuff ; PR175 stuff (10.10.20)					5	1A				
		PAGE 37: PC133 change Value and FP (10.10.20)					6	1A				
		PAGE 38: PU9 , PQ41 , PQ43 change Value (10.10.20)					7	1A				
							8	1A				
							9	1A				
							10	1A				
							11	1A				
							12	1A				
							13	1A				
							14	1A				
							15	1A				
							16	1A				
							17	1A				
							18	1A				
							19	1A				
							20	1A				
							21	1A				
							22	1A				
							23	1A				
							24	1A				
							25	1A				
							26	1A				
							27	1A				
							28	1A				
							29	1A				
							30	1A				
www.aitech1.ru												
DOC NO. 204		PROJECT MODEL :	TE2	APPROVED BY:	Mosy Li	DATE:	2009/11/13	 <b>Quanta Computer Inc.</b> PROJECT : TE4D				
		PART NUMBER:		DRAWING BY:	Mosy Li	REVISION:	1A					
								Date: Thursday, December 02, 2010 Sheet 46 of 46 Rev 1A				